![\"\"](\"https:\/\/www.hwcooling.net\/wp-content\/uploads\/2021\/03\/AMD-Ryzen-3000-Matisse-Am4-procesor-bez-IHS-upoutavka-fb.jpg\")
<\/a>Only 24 AMD cores versus 48 from Intel?<\/h3>\n
It will be quite interesting to see how the resulting processors will stack up against Intel’s Nova Lake, which is rumored to feature a total of 48 threads without SMT \u2013 16 large cores (P-Core) and 32 efficiency cores (E-Core). This very likely means that Intel could gain a significant lead in multi-threaded performance. After all, even the current Arrow Lake, with its 8+16 core configuration, is capable of competing with the 16-core Zen 5 in multi-threaded applications. According to these rumors, Zen 6 will only increase core counts by 50%, while Intel will double theirs, potentially giving Intel a very comfortable lead. However, this will likely come at the cost of significantly higher power consumption.<\/p>\n
- \n
- Tip: Intel Nova Lake has 52 cores. V-Cache and CPUs without E-Cores also planned<\/a><\/strong><\/li>\n
- Tip: LGA 1851 gets new CPUs. Intel cancels cancellation of Arrow Lake Refresh<\/a><\/strong><\/li>\n<\/ul>\n
Chiplet APUs<\/h3>\n
Moore\u2019s Law is Dead also claims another interesting detail. The same 12-core chiplet is reportedly set to be used across an entire Ryzen processor lineup for PCs (likely with the exception of some of the cheapest SoCs, which will feature fewer cores on a monolithic chip). This includes high-end laptop processors codenamed Medusa Halo, the successors to the recently unveiled Strix Halo (Ryzen AI Max 300) with 256-bit memory interfaces and powerful integrated GPUs. Medusa Halo is expected to feature two of these chiplets, meaning 24 cores \u2013 just like in the desktop variants.<\/p>\n
- \n
- Tip: <\/strong>Strix Halo launched: Extreme Zen 5 has giant GPU, 256-bit RAM<\/strong><\/a><\/li>\n<\/ul>\n
Even standard APUs are expected to adopt a chiplet design, with an upcoming model reportedly named Medusa Point. This will be the successor to the current Ryzen AI 300 “Strix Point”<\/a>, featuring 12 Zen 5 cores (4 Zen 5 + 8 Zen 5c). This APU will include a larger I\/O chiplet that, in addition to connectivity, an NPU, a chipset functionalty, and a memory controller, will also include the integrated GPU. Adjacent to it will be a CPU chiplet, likely connected using the same advanced packaging technology as used in Strix Halo.<\/p>\n
![\"\"](\"https:\/\/www.hwcooling.net\/wp-content\/uploads\/2025\/01\/AMD-Ryzen-AI-Max-300-upoutavka-1024x680.jpg\")
<\/a>AMD Ryzen AI Max 300<\/figcaption><\/figure>\n The use of a desktop chiplet likely means that Medusa Point won\u2019t increase the core count but will instead feature 12 high-performance cores running at higher clock speeds, abandoning the hybrid architecture od Strix Point (which has 4 Zen 5 and 8 Zen 5c cores). The desktop version might carry the codename Medusa Ridge (since Ryzen 9000 is Granite Ridge), but this is not yet certain.<\/p>\n
32-core chiplets, only for servers?<\/h3>\n
According to Moore\u2019s Law is Dead, AMD is reportedly not planning just one CPU chiplet (the one with 12 high-performance Zen 6 cores). There is also said to be a 32-core chiplet, which is allegedly confirmed to be built on a 2nm process node. If we look at the Zen 5 generation as a parallel<\/a>, this 32-core chiplet will likely be based on the compact Zen 6c cores with lower clock speeds and may be used exclusively in server processors.<\/p>\n
![\"\"](\"https:\/\/www.hwcooling.net\/wp-content\/uploads\/2024\/06\/Epyc-9005-Turin-Desne-se-192-j\u00e1dry-Zen-5c-1024x576.jpg\")
<\/a>Epyc 9005 Turin Dense with 192 Zen 5c cores. These processors use a specialized 3nm chiplet with 16 Zen 5c cores manufactured on a 3nm process node, whereas Ryzen chips feature an 8-core chiplet built on 4nm technology. (Author: AMD)<\/figcaption><\/figure>\n However, looking at the mention of the Zen 6c CCD, we are probably not the only ones asking whether AMD could counter Intel\u2019s many-core Nova Lake processors by designing Medusa Ridge (desktop) and Medusa Halo (high-end laptops) processors with a heterogenous chiplet configuration. Instead of two 12-core chiplet slots, they could feature one spot on the substrate for the high-performance core chiplet and another spot compatible with the server-bound 32-core Zen 6c chiplet. Lower-tier models would populate only the 12-core chiplet spot.<\/p>\n
This configuration would allow for desktop processors with 44 cores (12 Zen 6 + 32 Zen 6c) and 88 threads, which could likely compete strongly against Nova Lake with its 52 threads \u2013 though these CPUs too might also incur a higher power consumption as a cost. However, there is a potential pitfall: if the second spot on the substrate cannot accommodate a chiplet with large cores, it would not be possible to produce 24-core processors featuring 3D V-Cache while also maintaining maximum Zen 6 core clock speeds on the second, non-X3D chiplet, as AMD currently does. Moore\u2019s Law is Dead only mentions a homogeneous 24-core design, so he doesn\u2019t seem to have any information that would suggest such plans exist.<\/p>\n
Will Zen 6 work on AM5 motherboards?<\/h3>\n
You\u2019re probably wondering whether these processors will be compatible with current AM5 motherboards (including older 600-series boards from the Zen 4 era) as an upgrade option. According to Kepler_L2, this generation will reportedly continue using the AM5 socket, and Moore\u2019s Law is Dead has also explicitly mentioned a Medusa Ridge version for AM5 \u2013 explicitly for AM5. So, there may be hope.<\/p>\n
Of course, there\u2019s always a chance that this information is inaccurate. Leaked details like these should generally be taken with caution, and Moore\u2019s Law is Dead’s information has not been 100% reliable historically. While the increased core count in Zen 6 seems likely to be something that will ultimately be confirmed, not all other details may turn out to be accurate.<\/p>\n
Sources: Moore\u2019s Law is Dead<\/a>, Kepler_L2 (1<\/a>, 2<\/a>)<\/em><\/p>\n
English translation and edit by Jozef Dud\u00e1\u0161<\/em><\/p>\n
- Tip: LGA 1851 gets new CPUs. Intel cancels cancellation of Arrow Lake Refresh<\/a><\/strong><\/li>\n<\/ul>\n